Go Back

Source code

Details

Name: socgen
Created: Mar 9, 2010
Updated: Dec 30, 2012
SVN Updated: Jun 10, 2015

Other project properties

Category: Testing / Verification
Language: Verilog
Development status: Beta
Additional info: FPGA proven
WishBone Compliant: Yes
License: LGPL