Go Back

Source code

Details

Name: apb_slave
Created: Apr 14, 2011
Updated: Apr 22, 2011
SVN Updated: Jul 3, 2011

Other project properties

Category: Testing / Verification
Language: Verilog
Development status: Alpha
Additional info:
WishBone Compliant: No
License: LGPL

Description

Generic APB slave stub. Support both APB and APB3 protocols (APB3 is with pready and pslverr). Supports slave error, random and fixed wait-states. The design is built according to input parameters: address bits, protocol type, etc. The source files are written in RobustVerilog, a free RobustVerilog parser can be downloaded from http://www.provartec.com/edatools