Go Back

Source code

Details

Name: r2000
Created: Jan 12, 2008
Updated: Nov 24, 2011
SVN Updated: Aug 9, 2009

Other project properties

Category: Processor
Language: Verilog
Development status: Alpha
Additional info:
WishBone Compliant: Yes
License: LGPL