Go Back

Source code

Details

Name: erp
Created: Sep 17, 2004
Updated: Feb 26, 2014
SVN Updated: Mar 10, 2009

Other project properties

Category: Processor
Language: Verilog
Development status: Stable
Additional info: FPGA proven
WishBone Compliant: No
License:

Description

An implementable and enhancable RISC Core developed in Verilog HDL, tested on Xilinx IIE Spartan FPGA.

Features

- feature1
- feature1.1
-feature1.2
-feature2

Status

-Currently present Verilog Module is implementable, and also enhancements could be made as desired
- status2