Go Back

Source code

Details

Name: genesys_ddr2
Created: May 3, 2013
Updated: May 6, 2013
SVN Updated: May 8, 2013

Other project properties

Category: Memory core
Language: Verilog
Development status: Beta
Additional info: FPGA proven
WishBone Compliant: Yes
License: LGPL