Go Back

Source code

Details

Name: vitdec
Created: Oct 19, 2010
Updated: Dec 2, 2013
SVN Updated: Dec 4, 2010

Other project properties

Category: DSP core
Language: Verilog
Development status: Alpha
Additional info:
WishBone Compliant: No
License: GPL