Go Back

Source code

Details

Name: rtfsimpleuart
Created: Sep 12, 2011
Updated: Nov 16, 2013
SVN Updated: May 24, 2015

Other project properties

Category: Communication controller
Language: Verilog
Development status: Beta
Additional info: Design done , FPGA proven
WishBone Compliant: Yes
License: BSD

Description

This is a simple uart core which includes a baud generator. The core uses a fixed format: 1 start,8 data, 1 stop bit.
+ baudX8/X16 mode selects in runtime